
LC88F83B0A
No.A1228-24/25
Figure 5 Reset Circuit
*: Remarks: DIx and DOx are the final communication bits. X = 0 to 32768
Figure 6 Serial I/O Waveforms
Figure 7 Pulse Input Timing Signal Waveform
CRES
VDD
RRES
RESB
tPIL
tPIH
Note:
Select CRES and RRES values to assure that at
least 50
μs reset time is provided after the VDD
becomes higher than the minimum operating
voltage.
DATAOUT:
Data RAM transfer period
(SIO0 only)
Data RAM transfer period
(SIO0 only)
DI0
DI7
DIx
DI8
DO0
DO7
DOx
DO8
DI1
DO1
SIOCLK:
DATAIN:
SIOCLK:
DATAIN:
SIOCLK:
tSCK
tSCKL
tSCKH
thDI
tsDI
tdDO
tSCKL
tSCKHA
thDI
tsDI
tdDO
tSCKHBSY
RUN:
DI6
DO6
tSCKHBSY